Introduction to Logic Synthesis Using Verilog HDL
Introduction to Logic Synthesis Using Verilog HDL Login for the JSON version of this page.
- Title
- Introduction to Logic Synthesis Using Verilog HDL
- ISBN-10
- 3-031-79742-6
- ISBN-13
- 978-3-031-79742-2
- Author(s)
- Robert B. Reese, Mitchell A. Thornton
- Publisher
- Springer International Publishing AG
- Published
- 2007
- Format
- Subtitle
- Login for full book details.
- Series
- Login to see series details.
- Imprint
- Login for imprint details.
- Pages
- 333
- Language
- Login for language details.
- Subjects
- Login for subjects details.
- Genre
- Login for genre details.
Description
Login for description.
Metadata
- EAN
- 9783031797422
- ASIN
- 3031797426
- Prefix
- 978
- Group
- 3
- Group Name
- German language
- Group Identifier
- 978-3
- Registrant
- 031
- Publication
- 79742
- Check Digit
- 2
- Formatted
- 978-3-031-79742-2